

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date
15 September 2005 (15.09.2005)

PCT

(10) International Publication Number
WO 2005/086217 A1

(51) International Patent Classification⁷: **H01L 21/48**

(21) International Application Number:
PCT/IB2004/000272

(22) International Filing Date: 3 February 2004 (03.02.2004)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): INFINION TECHNOLOGIES AG [DE/DE]; St.-Martin-Str. 53, 81669 München (DE).

(72) Inventor; and

(75) Inventor/Applicant (for US only): NG, Shirley [SG/SG]; 65 Jalan Sukachita, 358940 Singapur (SG).

(74) Agent: SCHÄFER, Horst; c/o Kanzlei Schweiger & Partner, Karl-Theodor-Str. 69, 80803 München (DE).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: MATRIX-TYPE SEMICONDUCTOR PACKAGE WITH HEAT SPREADER



WO 2005/086217 A1

(57) Abstract: 1. A semiconductor package (1) comprises a semiconductor chip (2) including an active surface with a plurality of chip contact areas (3) and a package substrate (4) including a plurality of first contact areas (6) and a plurality of second contact areas (8) on its bottom surface. The chip (2) is mounted on the package substrate (4) with its active surface facing the package substrate (4). A plurality of conducting means (5) provide electrical contact between the chip contact areas (3) and the first contact areas (6). A heat spreading means (10) comprises a planar area (11) and at least one protrusion (12). The planar area (11) is attached to the upper surface of the chip (2) and the protrusion (12) is attached to the upper surface of the package substrate (4).